summaryrefslogtreecommitdiffstats
path: root/llvm/lib/CodeGen/SimpleRegisterCoalescing.cpp
diff options
context:
space:
mode:
authorDale Johannesen <dalej@apple.com>2008-09-24 01:07:17 +0000
committerDale Johannesen <dalej@apple.com>2008-09-24 01:07:17 +0000
commitc36660d756c3dafa9534e02c58b76f7bad7c3562 (patch)
tree62c8a68dd7f3ba0b1cadb03f36c1a694c1122d75 /llvm/lib/CodeGen/SimpleRegisterCoalescing.cpp
parente2aef07b2ddd0eeea19d304ad4993b75882c2b40 (diff)
Next round of earlyclobber handling. Approach the
RA problem by expanding the live interval of an earlyclobber def back one slot. Remove overlap-earlyclobber throughout. Remove earlyclobber bits and their handling from live internals. llvm-svn: 56539
Diffstat (limited to 'llvm/lib/CodeGen/SimpleRegisterCoalescing.cpp')
-rw-r--r--llvm/lib/CodeGen/SimpleRegisterCoalescing.cpp12
1 files changed, 0 insertions, 12 deletions
diff --git a/llvm/lib/CodeGen/SimpleRegisterCoalescing.cpp b/llvm/lib/CodeGen/SimpleRegisterCoalescing.cpp
index 05e0505f0ba5..bdc37b16b6a0 100644
--- a/llvm/lib/CodeGen/SimpleRegisterCoalescing.cpp
+++ b/llvm/lib/CodeGen/SimpleRegisterCoalescing.cpp
@@ -1206,14 +1206,6 @@ bool SimpleRegisterCoalescing::JoinCopy(CopyRec &TheCopy, bool &Again) {
DOUT << " and "; DstInt.print(DOUT, tri_);
DOUT << ": ";
- // If one interval is earlyclobber and the other is overlaps-earlyclobber,
- // we cannot coalesce them.
- if ((SrcInt.isEarlyClobber && DstInt.overlapsEarlyClobber) ||
- (DstInt.isEarlyClobber && SrcInt.overlapsEarlyClobber)) {
- DOUT << "\t\tCannot join due to earlyclobber.";
- return false;
- }
-
// Check if it is necessary to propagate "isDead" property.
if (!isExtSubReg && !isInsSubReg) {
MachineOperand *mopd = CopyMI->findRegisterDefOperand(DstReg, false);
@@ -1374,10 +1366,6 @@ bool SimpleRegisterCoalescing::JoinCopy(CopyRec &TheCopy, bool &Again) {
if (TargetRegisterInfo::isVirtualRegister(DstReg))
RemoveUnnecessaryKills(DstReg, *ResDstInt);
- // Merge the earlyclobber bits.
- ResDstInt->isEarlyClobber |= ResSrcInt->isEarlyClobber;
- ResDstInt->overlapsEarlyClobber |= ResSrcInt->overlapsEarlyClobber;
-
if (isInsSubReg)
// Avoid:
// r1024 = op