summaryrefslogtreecommitdiffstats
Commit message (Expand)AuthorAgeFilesLines
* [mips] not instruction aliasSimon Dardis2016-11-1620-0/+38
* Remove TimeValue classPavel Labath2016-11-165-504/+0
* [X86][AVX512] Removing llvm x86 intrinsics for _mm_mask_move_{ss|sd} intrinsics.Ayman Musa2016-11-164-18/+64
* [X86] Remove the scalar intrinsics for fadd/fsub/fdiv/fmulCraig Topper2016-11-1613-450/+314
* [ELF] Convert ELF.h to Expected<T>.Davide Italiano2016-11-168-273/+318
* test: use separate input file for testSaleem Abdulrasool2016-11-162-4/+8
* [AMDGPU] Refactor v_mac_{f16, f32} patterns into a class NFCKonstantin Zhuravlyov2016-11-161-23/+18
* AArch64: Use DeadRegisterDefinitionsPass before regalloc.Matthias Braun2016-11-163-33/+117
* Fix build break when the host C compiler is C89.Richard Smith2016-11-161-3/+5
* [AMDGPU] Handle f16 select{_cc}Konstantin Zhuravlyov2016-11-164-15/+335
* [XRay][docs] Define requirements on installed log handlers.Dean Michael Berris2016-11-161-0/+13
* [RegAllocGreedy] Record missed hint for late recoloring.Quentin Colombet2016-11-163-40/+38
* Align Modi and FileInfo substreams on 32-byte offsets.Rui Ueyama2016-11-161-4/+4
* Fixed the lost FastMathFlags for CALL operations in SLPVectorizer.Vyacheslav Klochkov2016-11-163-2/+40
* [BypassSlowDivision] Handle division by constant numerators better.Justin Lebar2016-11-162-1/+51
* [BypassSlowDivision] Simplify partially-tautological if statement.Justin Lebar2016-11-161-4/+3
* Fix Modi and File count if there are more than 65535 modules/files.Rui Ueyama2016-11-161-2/+2
* Always use relative jump table encodings on PowerPC64.Joerg Sonnenberger2016-11-163-8/+86
* AMDGPU/GCN: Exit early in hazard recognizer if there is no vreg argumentJan Vesely2016-11-152-1/+7
* [x86] regenerate checks; NFCSanjay Patel2016-11-151-18/+19
* General clean up of Mach-O error handling in llvm-objdump.Kevin Enderby2016-11-155-173/+81
* [x86] auto-generate better checks; NFCSanjay Patel2016-11-151-196/+349
* [x86] auto-generate better checks; NFCSanjay Patel2016-11-151-77/+125
* [AddressSanitizer] Add support for (constant-)masked loads and stores.Filipe Cabecinhas2016-11-152-14/+212
* [x86] auto-generate better checks; NFCSanjay Patel2016-11-151-720/+1112
* [C API] Prevent nullptr dereferences in C API for counting attributes.Amaury Sechet2016-11-156-0/+103
* Object: replace backslashes with slashes in embedded relative thin archive pa...Peter Collingbourne2016-11-152-0/+15
* [AArch64] Add support for Qualcomm's Falkor CPU.Chad Rosier2016-11-157-0/+17
* AMDGPU/SI: Fix pattern for i16 = sign_extend i1Tom Stellard2016-11-152-1/+38
* [x86] add tests for FP-logic equivalent instruction replacementSanjay Patel2016-11-151-0/+91
* [AArch64] Refactor test per Matthias' request.Chad Rosier2016-11-151-3/+9
* [sanitizer-coverage] make sure asan does not instrument coverage guards (repo...Kostya Serebryany2016-11-152-3/+11
* Fix llvm-symbolizer to correctly sort a symbol array and calculate symbol sizesKuba Brecka2016-11-155-12/+59
* GlobalISel: remove unused variable to silence warning.Tim Northover2016-11-152-2/+1
* llvm-objdump: deal with unexpected object files more gracefully.Tim Northover2016-11-153-8/+23
* AMDGPU: Enable store clusteringMatt Arsenault2016-11-154-6/+26
* [AArch64] Lower multiplication by a constant int to shl+add+shlHaicheng Wu2016-11-152-10/+281
* AMDGPU: Analyze mubuf with immediate soffsetMatt Arsenault2016-11-152-1/+40
* AMDGPU: Fix return after elseMatt Arsenault2016-11-151-8/+14
* Revert r286999 which caused buildbot test failures. Some testcases need to be...Wei Mi2016-11-153-71/+7
* AMDGPU: Replace assert(false) with unreachableMatt Arsenault2016-11-153-11/+17
* [ELF] Rewrite isMips64EL() using isMipsELF64(). NFCI.Davide Italiano2016-11-151-2/+1
* [AMDGPU] Add wave barrier builtinStanislav Mekhanoshin2016-11-155-0/+39
* [x86] auto-generate checks; NFCSanjay Patel2016-11-151-103/+110
* [LSR] Allow formula containing Reg for SCEVAddRecExpr related with outerloop.Wei Mi2016-11-153-7/+71
* Integer legalization: fix MUL expansionPawel Bylica2016-11-154-3841/+4363
* vector load store with length (left justified) llvm portionZaara Syeda2016-11-153-4/+74
* fix formatting; NFCSanjay Patel2016-11-151-1/+1
* [IndVars] Change the order to compute WidenAddRec in widenIVUse.Wei Mi2016-11-153-4/+65
* [ARM] GlobalISel: Remove unused members. NFCIDiana Picus2016-11-153-8/+4