summaryrefslogtreecommitdiffstats
path: root/include/llvm/CodeGen
Commit message (Expand)AuthorAgeFilesLines
* Change the PassManager from a reference to a pointer.Bill Wendling2012-05-011-1/+1
* Remove superfluous 'inline'Craig Topper2012-04-291-2/+2
* Add constants for first and last integer vector types to be consistent with f...Craig Topper2012-04-291-1/+4
* Remove tab charactersCraig Topper2012-04-291-2/+2
* Mark the default cases of MVT::getVectorElementType and MVT:getVectorNumEleme...Craig Topper2012-04-291-2/+2
* Don't update spill weights when joining intervals.Jakob Stoklund Olesen2012-04-281-4/+0
* Spring cleaning - Delete dead code.Jakob Stoklund Olesen2012-04-281-24/+0
* Remove more dead code.Jakob Stoklund Olesen2012-04-252-21/+0
* Simplify LiveIntervals::getApproximateInstructionCount().Jakob Stoklund Olesen2012-04-251-2/+1
* Remove a dead function.Jakob Stoklund Olesen2012-04-251-6/+0
* typo in declaration from earlier todayAndrew Trick2012-04-251-1/+1
* Fix a naughty header include that breaks "installed" builds.Andrew Trick2012-04-241-4/+4
* misched: DAG builder support for tracking register pressure within the curren...Andrew Trick2012-04-242-2/+7
* Temporarily revert r155364 until the upstream review can complete, perChandler Carruth2012-04-231-32/+12
* Hexagon Packetizer's target independent fix.Sirish Pande2012-04-231-12/+32
* Remove unused PointerLikeTypeTraits for IndexListEntry.Benjamin Kramer2012-04-211-13/+0
* Make ISelPosition a local variable.Jakob Stoklund Olesen2012-04-201-28/+0
* Register DAGUpdateListeners with SelectionDAG.Jakob Stoklund Olesen2012-04-202-40/+54
* SparseSet: Add support for key-derived indexes and arbitrary key types.Andrew Trick2012-04-201-6/+2
* Allow converting MachineBasicBlock::iterator to const_iterator.Andrew Trick2012-04-201-1/+4
* Allow targets to select the default scheduler by name.Andrew Trick2012-04-192-0/+4
* whitespaceAndrew Trick2012-04-191-8/+8
* This reverts a long string of commits to the Hexagon backend. TheseChandler Carruth2012-04-181-32/+12
* Unbreak the MSVC build, that next() thing again.Francois Pichet2012-04-171-1/+1
* SlotIndexes used to store the index list in a crufty custom linked-list. I can'tLang Hames2012-04-171-135/+73
* misched: Added CanHandleTerminators.Andrew Trick2012-04-131-0/+7
* HexagonPacketizer patch.Sirish Pande2012-04-121-12/+32
* Fix a long standing tail call optimization bug. When a libcall is emittedEvan Cheng2012-04-101-1/+2
* Typo.Eric Christopher2012-04-091-1/+1
* Always compute all the bits in ComputeMaskedBits.Rafael Espindola2012-04-041-2/+2
* Matrix simplification in PBQP may push infinite costs onto register options.Lang Hames2012-04-031-0/+6
* Fixes to r153903. Added missing explanation of behaviour when the VirtRegMap...Pete Cooper2012-04-031-0/+5
* Moved LiveRangeEdit.h so that it can be called from other parts of the backen...Pete Cooper2012-04-021-0/+202
* misched: Add finalizeScheduler to complete the target interface.Andrew Trick2012-04-011-0/+4
* Teach CodeGen's version of computeMaskedBits to understand the range metadata.Rafael Espindola2012-03-314-4/+14
* Enable machine code verification in the entire code generator.Jakob Stoklund Olesen2012-03-281-5/+0
* Add an MRI::tracksLiveness() flag.Jakob Stoklund Olesen2012-03-271-0/+22
* Add a debug option to dump PBQP graphs during register allocation.Lang Hames2012-03-261-0/+37
* MachineInstr: Inline the fast path (non-bundle instruction) of hasProperty.Benjamin Kramer2012-03-171-1/+12
* Limit the number of memory operands in MachineInstr to 2^16 and store the num...Benjamin Kramer2012-03-161-6/+7
* Revert r152613 (and r152614), "Inline the d'tor and add an anchor instead." f...NAKAMURA Takumi2012-03-161-2/+1
* misched: implemented a framework for top-down or bottom-up scheduling.Andrew Trick2012-03-141-0/+7
* s/SjLjEHPass/SjLjEHPrepare/Bill Wendling2012-03-131-2/+2
* Inline the d'tor and add an anchor instead.Bill Wendling2012-03-131-1/+2
* Convert more static tables of registers used by calling convention to uint16_...Craig Topper2012-03-111-6/+6
* misched interface: rename Begin/End to RegionBegin/RegionEnd since they are n...Andrew Trick2012-03-091-5/+5
* misched: allow the default scheduler to be one chosen by the target.Andrew Trick2012-03-091-3/+8
* Added TargetPassConfig::enablePassAndrew Trick2012-03-091-1/+4
* misched interface: Expose the MachineScheduler pass.Andrew Trick2012-03-081-0/+86
* Cleanup VLIWPacketizer to use the updated ScheduleDAGInstrs interface.Andrew Trick2012-03-072-13/+15