summaryrefslogtreecommitdiffstats
path: root/llvm/lib/CodeGen/SimpleRegisterCoalescing.cpp
Commit message (Expand)AuthorAgeFilesLines
* Only check if coalescing is worthwhile when the result is targeting a more re...Evan Cheng2009-01-231-1/+6
* Cross register class coalescing. Not yet enabled.Evan Cheng2009-01-231-94/+115
* Change TargetInstrInfo::isMoveInstr to return source and destination sub-regi...Evan Cheng2009-01-201-28/+34
* Refactor code. No functionality change.Evan Cheng2009-01-201-34/+75
* Use assertions to check for conditions that should never happen.Dan Gohman2009-01-131-12/+6
* Un-tabify.Evan Cheng2009-01-131-1/+1
* FIX llvm-gcc bootstrap on x86_64 linux. If a virtual register is copied to a ...Evan Cheng2009-01-131-0/+13
* The coalescer does not coalesce a virtual register to a physical register if ...Evan Cheng2009-01-071-17/+35
* squash warnings.Devang Patel2009-01-051-1/+1
* Fix PR3149. If an early clobber def is a physical register and it is tied to ...Evan Cheng2008-12-191-0/+20
* Perform this loop only when the -debug flag is specified.Bill Wendling2008-12-191-5/+7
* Remove val# defined by a remat'ed def that is now dead.Evan Cheng2008-10-271-2/+25
* When the coalescer is doing rematerializing, have it removeDan Gohman2008-10-211-2/+3
* Also update sub-register intervals after a trivial computation is rematt'ed f...Evan Cheng2008-10-131-0/+10
* fix typoChris Lattner2008-10-111-1/+1
* Add an option to enable StrongPHIElimination, for ease of testing.Owen Anderson2008-10-071-1/+5
* Switch the MachineOperand accessors back to the short names likeDan Gohman2008-10-031-5/+5
* Re-apply 56835 along with header file changes.Evan Cheng2008-09-301-1/+2
* Revert commit 56835 since it breaks the build.Duncan Sands2008-09-301-2/+1
* If a re-materializable instruction has a register operand, the spiller will c...Evan Cheng2008-09-301-1/+2
* Next round of earlyclobber handling. Approach theDale Johannesen2008-09-241-12/+0
* Mark several codegen passes as preserving all analysis.Evan Cheng2008-09-221-2/+2
* Teach coalescer about earlyclobber bits.Dale Johannesen2008-09-201-0/+12
* Continue after removing the current MI.Evan Cheng2008-09-191-0/+1
* Re-materalized definition instructions may be dead. Whack them.Evan Cheng2008-09-191-7/+29
* Unallocatable registers do not have live intervals.Evan Cheng2008-09-171-1/+3
* Correctly update kill infos after extending a live range and merge 2 val#'s; ...Evan Cheng2008-09-151-3/+8
* Remove isImm(), isReg(), and friends, in favor of Dan Gohman2008-09-131-2/+2
* On some targets, non-move instructions can become move instructions because o...Evan Cheng2008-09-121-14/+28
* Fix PR2748. Avoid coalescing physical register with virtual register which wo...Evan Cheng2008-09-111-0/+63
* Fix PR2783 - coalescer bug. Missing a TargetRegisterInfo::isVirtualRegister c...Evan Cheng2008-09-111-1/+2
* Fix a bug in the coalescer where it didn't check if a live interval existed b...Owen Anderson2008-09-101-1/+1
* Fix typo.Evan Cheng2008-09-101-2/+2
* Clear preference when it no longer makes sense.Evan Cheng2008-09-091-0/+8
* Re-apply 55467 with fix. If copy is being replaced by remat'ed def, transfer ...Evan Cheng2008-08-301-4/+76
* Revert r55467; it causes regressions in UnitTests/Vector/divides,Dan Gohman2008-08-281-61/+4
* If a copy isn't coalesced, but its src is defined by trivial computation. Re-...Evan Cheng2008-08-281-4/+61
* Convert uses of std::vector in TargetInstrInfo to SmallVector. This change h...Owen Anderson2008-08-141-1/+1
* Use empty() instead of begin() == end().Dan Gohman2008-08-141-2/+2
* Make the allocation of LiveIntervals explicit, rather than holding them in th...Owen Anderson2008-08-131-2/+2
* Remove #if 0.Evan Cheng2008-08-051-5/+0
* Fix PR2568: Fix bug that cause redudant kill marker after its live interval h...Evan Cheng2008-08-051-1/+3
* Fix a compile-time regression introduced by my heuristic-changing patch. I f...Owen Anderson2008-07-231-1/+1
* Change the heuristics used in the coalescer, register allocator, and withinOwen Anderson2008-07-221-8/+8
* Subreg live interval valno may not have a corresponding def machineinstr sinc...Evan Cheng2008-07-171-1/+1
* Use getMBBEndIdx rather than assuming that the end is right after the last in...Owen Anderson2008-06-231-1/+1
* Undo spill weight tweak. Need to investigate the performance regressions.Evan Cheng2008-06-211-2/+1
* Coalesce copy from one register class to a sub register class. e.g. X86::MOV1...Evan Cheng2008-06-191-22/+85
* When extending a liveinterval by commuting, don't throw away the live ranges ...Evan Cheng2008-06-171-2/+13
* The coalescer doesn't need LiveVariables now that we have register use iterat...Owen Anderson2008-05-301-14/+6