summaryrefslogtreecommitdiffstats
path: root/lib/CodeGen/CGBuiltin.cpp
Commit message (Expand)AuthorAgeFilesLines
* [AArch64] Add support for __builtin_ms_va_list on aarch64Martin Storsjo2017-07-171-25/+27
* [SystemZ] Add support for IBM z14 processor (1/3)Ulrich Weigand2017-07-171-3/+99
* Enhance synchscope representation (clang)Konstantin Zhuravlyov2017-07-111-14/+13
* [X86] Move AVX512VPOPCNTDQ in __builtin_cpu_support's enum to match trunk gcc.Craig Topper2017-07-081-0/+2
* This reverts r305820 (ARMv.2-A FP16 vector intrinsics) because it showsSjoerd Meijer2017-07-061-177/+6
* [WebAssembly] Add throw/rethrow builtins for exception handlingHeejin Ahn2017-06-301-0/+10
* [AArch64] ADD ARMv.2-A FP16 vector intrinsicsAbderrazek Zaafrani2017-06-201-6/+177
* Expand vector oparation to as IR constants, PR28129.Dinar Temirbulatov2017-06-161-0/+21
* Added LLVM_FALLTHROUGH to address warning: this statement may fall through. NFC.Galina Kistanova2017-06-031-0/+3
* Revert "[AArch64] Add ARMv8.2-A FP16 vefctor intrinsics"Vedant Kumar2017-06-021-177/+6
* [AArch64] Add ARMv8.2-A FP16 vefctor intrinsicsAbderrazek Zaafrani2017-06-011-6/+177
* [X86] Adding avx512_vpopcntdq feature set and its intrinsicsOren Ben Simhon2017-05-251-31/+39
* [PowerPC] Implement vec_xxsldwi builtin.Tony Jiang2017-05-241-0/+41
* [PowerPC] Implement vec_xxpermdi builtin.Tony Jiang2017-05-241-0/+33
* [CodeGen] Propagate LValueBaseInfo instead of AlignmentSourceKrzysztof Parzyszek2017-05-181-2/+1
* Suppress all uses of LLVM_END_WITH_NULL. NFC.Serge Guelton2017-05-091-4/+4
* [XRay] Add __xray_customeevent(...) as a clang-supported builtinDean Michael Berris2017-05-091-0/+26
* ANSIfy more. Still no behavior change.Nico Weber2017-05-051-1/+1
* ANSIfy. No behavior change.Nico Weber2017-05-051-1/+1
* Implement _interlockedbittestandset as a builtinHans Wennborg2017-04-071-3/+21
* [X86][Clang] Converting __mm{|256|512}_movm_epi{8|16|32|64} LLVMIR call into ...Michael Zuckerman2017-04-041-0/+22
* [X86] Implement __readgsqword (and the rest) as builtins (PR32373)Hans Wennborg2017-03-221-10/+24
* Let llvm.objectsize be conservative with null pointersGeorge Burgess IV2017-03-211-3/+6
* Update Clang for LLVM rename AttributeSet -> AttributeListReid Kleckner2017-03-211-14/+14
* [x86] these aren't the undefs you're looking for (PR32176)Sanjay Patel2017-03-121-1/+6
* [AMDGPU] Add builtin functions readlane ds_permute mov_dppYaxun Liu2017-03-101-0/+8
* [MS] Add support for __ud2 and __int2c MSVC intrinsicsReid Kleckner2017-03-061-0/+15
* [CodeGen] Don't reemit expressions for pass_object_size params.George Burgess IV2017-02-231-6/+13
* AMDGPU: Add fmed3 half builtinMatt Arsenault2017-02-221-0/+1
* Call the correct @llvm.objectsize.George Burgess IV2017-02-221-6/+7
* [OpenCL] Correct ndrange_t implementationAnastasia Stulova2017-02-161-4/+13
* [MS] Implement the __fastfail intrinsic as a builtinReid Kleckner2017-02-091-1/+38
* AMDGPU: Add builtin for fmed3 intrinsicMatt Arsenault2017-01-311-1/+2
* [OpenMP][NVPTX][CUDA] Adding support for printf for an NVPTX OpenMP device.Arpith Chacko Jacob2017-01-291-2/+2
* [OpenCL] Add missing address spaces in IR generation of blocksAnastasia Stulova2017-01-271-20/+26
* P0426: Make the library implementation of constexpr char_traits a little easierRichard Smith2017-01-201-0/+4
* [ARM] Use generic bitreverse intrinsic, rather than ARM specific rbit.Chad Rosier2017-01-101-3/+3
* [AArch64] Use generic bitreverse intrinsic, rather than AArch64 specific.Chad Rosier2017-01-101-2/+2
* Add vec_insert4b and vec_extract4b functions to altivec.hSean Fertile2017-01-051-0/+84
* CodeGen: force builtins to be localSaleem Abdulrasool2016-12-151-3/+3
* Update for clang after llvm::StringLiteral.Zachary Turner2016-12-131-1/+1
* [clang] Version support for UBSan handlersFilipe Cabecinhas2016-12-121-2/+2
* [CodeGen][ARM] Make sure the value and type used to create a bitcastAkira Hatanaka2016-12-011-10/+20
* IRGen: Remove all uses of CreateDefaultAlignedLoad.Peter Collingbourne2016-11-281-9/+22
* [AMDGPU] Change frexp.exp builtin to return i16 for f16 inputKonstantin Zhuravlyov2016-11-181-3/+12
* vector load store with length (left justified) clang portionZaara Syeda2016-11-151-7/+32
* [PowerPC] Implement BE VSX load/store builtins - clang portion.Tony Jiang2016-11-151-2/+18
* [OpenCL] Fix for integer parameters of enqueue_kernelAnastasia Stulova2016-11-141-23/+13
* [OpenCL] Change to clk_event parameter in enqueue_kernel.Anastasia Stulova2016-11-141-13/+9
* [AMDGPU] Add f16 builtin functions (VI+)Konstantin Zhuravlyov2016-11-131-4/+12
generated by cgit v1.2.3 (git 2.25.1) at 2024-06-14 02:52:13 +0000