// RUN: %clang_cc1 -triple nvptx64-unknown-unknown -target-cpu sm_60 \ // RUN: -fcuda-is-device -target-feature +ptx60 \ // RUN: -S -emit-llvm -o - -x cuda %s \ // RUN: | FileCheck -check-prefix=CHECK %s // RUN: %clang_cc1 -triple nvptx-unknown-unknown -target-cpu sm_60 \ // RUN: -fcuda-is-device -S -o /dev/null -x cuda -verify %s #define __device__ __attribute__((device)) #define __global__ __attribute__((global)) #define __shared__ __attribute__((shared)) #define __constant__ __attribute__((constant)) typedef unsigned long long uint64_t; // We have to keep all builtins that depend on particular target feature in the // same function, because the codegen will stop after the very first function // that encounters an error, so -verify will not be able to find errors in // subsequent functions. // CHECK-LABEL: nvvm_sync __device__ void nvvm_sync(unsigned mask, int i, float f, int a, int b, bool pred, uint64_t i64) { // CHECK: call void @llvm.nvvm.bar.warp.sync(i32 // expected-error@+1 {{'__nvvm_bar_warp_sync' needs target feature ptx60}} __nvvm_bar_warp_sync(mask); // CHECK: call void @llvm.nvvm.barrier.sync(i32 // expected-error@+1 {{'__nvvm_barrier_sync' needs target feature ptx60}} __nvvm_barrier_sync(mask); // CHECK: call void @llvm.nvvm.barrier.sync.cnt(i32 // expected-error@+1 {{'__nvvm_barrier_sync_cnt' needs target feature ptx60}} __nvvm_barrier_sync_cnt(mask, i); // // SHFL.SYNC // // CHECK: call i32 @llvm.nvvm.shfl.sync.down.i32(i32 {{%[0-9]+}}, i32 // expected-error@+1 {{'__nvvm_shfl_sync_down_i32' needs target feature ptx60}} __nvvm_shfl_sync_down_i32(mask, i, a, b); // CHECK: call float @llvm.nvvm.shfl.sync.down.f32(i32 {{%[0-9]+}}, float // expected-error@+1 {{'__nvvm_shfl_sync_down_f32' needs target feature ptx60}} __nvvm_shfl_sync_down_f32(mask, f, a, b); // CHECK: call i32 @llvm.nvvm.shfl.sync.up.i32(i32 {{%[0-9]+}}, i32 // expected-error@+1 {{'__nvvm_shfl_sync_up_i32' needs target feature ptx60}} __nvvm_shfl_sync_up_i32(mask, i, a, b); // CHECK: call float @llvm.nvvm.shfl.sync.up.f32(i32 {{%[0-9]+}}, float // expected-error@+1 {{'__nvvm_shfl_sync_up_f32' needs target feature ptx60}} __nvvm_shfl_sync_up_f32(mask, f, a, b); // CHECK: call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 {{%[0-9]+}}, i32 // expected-error@+1 {{'__nvvm_shfl_sync_bfly_i32' needs target feature ptx60}} __nvvm_shfl_sync_bfly_i32(mask, i, a, b); // CHECK: call float @llvm.nvvm.shfl.sync.bfly.f32(i32 {{%[0-9]+}}, float // expected-error@+1 {{'__nvvm_shfl_sync_bfly_f32' needs target feature ptx60}} __nvvm_shfl_sync_bfly_f32(mask, f, a, b); // CHECK: call i32 @llvm.nvvm.shfl.sync.idx.i32(i32 {{%[0-9]+}}, i32 // expected-error@+1 {{'__nvvm_shfl_sync_idx_i32' needs target feature ptx60}} __nvvm_shfl_sync_idx_i32(mask, i, a, b); // CHECK: call float @llvm.nvvm.shfl.sync.idx.f32(i32 {{%[0-9]+}}, float // expected-error@+1 {{'__nvvm_shfl_sync_idx_f32' needs target feature ptx60}} __nvvm_shfl_sync_idx_f32(mask, f, a, b); // // VOTE.SYNC // // CHECK: call i1 @llvm.nvvm.vote.all.sync(i32 // expected-error@+1 {{'__nvvm_vote_all_sync' needs target feature ptx60}} __nvvm_vote_all_sync(mask, pred); // CHECK: call i1 @llvm.nvvm.vote.any.sync(i32 // expected-error@+1 {{'__nvvm_vote_any_sync' needs target feature ptx60}} __nvvm_vote_any_sync(mask, pred); // CHECK: call i1 @llvm.nvvm.vote.uni.sync(i32 // expected-error@+1 {{'__nvvm_vote_uni_sync' needs target feature ptx60}} __nvvm_vote_uni_sync(mask, pred); // CHECK: call i32 @llvm.nvvm.vote.ballot.sync(i32 // expected-error@+1 {{'__nvvm_vote_ballot_sync' needs target feature ptx60}} __nvvm_vote_ballot_sync(mask, pred); // // MATCH.{ALL,ANY}.SYNC // // CHECK: call i32 @llvm.nvvm.match.any.sync.i32(i32 // expected-error@+1 {{'__nvvm_match_any_sync_i32' needs target feature ptx60}} __nvvm_match_any_sync_i32(mask, i); // CHECK: call i64 @llvm.nvvm.match.any.sync.i64(i32 // expected-error@+1 {{'__nvvm_match_any_sync_i64' needs target feature ptx60}} __nvvm_match_any_sync_i64(mask, i64); // CHECK: call { i32, i1 } @llvm.nvvm.match.all.sync.i32p(i32 // expected-error@+1 {{'__nvvm_match_all_sync_i32p' needs target feature ptx60}} __nvvm_match_all_sync_i32p(mask, i, &i); // CHECK: call { i64, i1 } @llvm.nvvm.match.all.sync.i64p(i32 // expected-error@+1 {{'__nvvm_match_all_sync_i64p' needs target feature ptx60}} __nvvm_match_all_sync_i64p(mask, i64, &i); // CHECK: ret void }