diff options
author | Amir Ayupov <aaupov@fb.com> | 2024-05-09 19:35:26 -0700 |
---|---|---|
committer | Amir Ayupov <aaupov@fb.com> | 2024-05-09 19:35:26 -0700 |
commit | dd4d0de42048c063d5e5095a0c2594c7cc578df5 (patch) | |
tree | b8b247701eb6eca642188552127fef33e07e906f | |
parent | 4000c765f6a5dcc7d2624ce7cd6981f5eba02886 (diff) |
Fix RISCVMCPlusBuilderupstream/users/aaupov/spr/bolt-support-possible_pic_fixed_branch
Created using spr 1.3.4
-rw-r--r-- | bolt/lib/Target/RISCV/RISCVMCPlusBuilder.cpp | 3 |
1 files changed, 2 insertions, 1 deletions
diff --git a/bolt/lib/Target/RISCV/RISCVMCPlusBuilder.cpp b/bolt/lib/Target/RISCV/RISCVMCPlusBuilder.cpp index 74f2f0aae91e..020e62463ee2 100644 --- a/bolt/lib/Target/RISCV/RISCVMCPlusBuilder.cpp +++ b/bolt/lib/Target/RISCV/RISCVMCPlusBuilder.cpp @@ -177,13 +177,14 @@ public: MCInst &Instruction, InstructionIterator Begin, InstructionIterator End, const unsigned PtrSize, MCInst *&MemLocInstr, unsigned &BaseRegNum, unsigned &IndexRegNum, int64_t &DispValue, const MCExpr *&DispExpr, - MCInst *&PCRelBaseOut) const override { + MCInst *&PCRelBaseOut, MCInst *&FixedEntryLoadInst) const override { MemLocInstr = nullptr; BaseRegNum = 0; IndexRegNum = 0; DispValue = 0; DispExpr = nullptr; PCRelBaseOut = nullptr; + FixedEntryLoadInst = nullptr; // Check for the following long tail call sequence: // 1: auipc xi, %pcrel_hi(sym) |