summaryrefslogtreecommitdiffstats
path: root/src/corelib/tools/qsimd.cpp
Commit message (Expand)AuthorAgeFilesLines
* QString, QJson, QHash: Fix UBs involving unaligned loadsMarc Mutz2016-03-091-0/+22
* Haiku: Fix compilation of corelibTobias Koenig2016-01-181-1/+1
* Fix build with OS X 10.8 SDKThiago Macieira2015-11-181-1/+1
* Fix left-shift wider than an int's widthThiago Macieira2015-10-161-1/+1
* Expand reporting of the Intel instruction set extensionsThiago Macieira2015-09-221-12/+63
* Reorganize the bits for the CPU feature detectionThiago Macieira2015-09-221-61/+121
* Change the CPU feature status word to be 64-bit instead of 32-bitThiago Macieira2015-09-111-20/+31
* Merge remote-tracking branch 'origin/5.5' into devFrederik Gladhorn2015-08-061-3/+15
|\
| * Don't check if Pentium's CPUID leaf 1 existsThiago Macieira2015-08-061-0/+4
| * Remove attempt at detecting compile-time HLEThiago Macieira2015-07-201-2/+1
| * Don't complain about missing CPU features under ValgrindThiago Macieira2015-07-181-1/+10
* | Fixing the build of the SIMD support for WEC2013.Bjoern Breitmeyer2015-05-121-1/+3
|/
* Android: Fix compilation for x86Eskil Abrahamsen Blomfeldt2015-02-271-1/+3
* Update copyright headersJani Heikkinen2015-02-111-7/+7
* Store the GCC version number in Q_CC_GNUThiago Macieira2014-11-051-1/+1
* Update license headers and add new license filesMatti Paaso2014-09-241-19/+11
* Remove the last remnants of iWMMXt in QtThiago Macieira2014-08-051-15/+7
* Add a few missing Neon constructsThiago Macieira2014-08-051-7/+6
* Use an enum to check that the OS is saving the register stateThiago Macieira2014-07-311-1/+18
* MIPS: Support recognition of the DSP ASE at run-timeAdrian Perez de Castro2014-06-271-2/+141
* Use qregister(u)int in qsimd.cpp x86 codeThiago Macieira2014-02-011-3/+3
* Remove last traces of QT_COMPILER_SUPPORTS_NEONTor Arne Vestbø2014-01-161-2/+2
* Don't try to detect the CPUID instruction if we're compiling for PentiumThiago Macieira2013-08-271-1/+1
* Use the GCC inline assembly when building for MinGWThiago Macieira2013-06-041-5/+5
* match #ifdefs relating to arm compilationOswald Buddenhagen2013-03-241-1/+1
* Doc: Fix module name formatSze Howe Koh2013-01-251-1/+1
* Update copyright year in Digia's license headersSergio Ahumada2013-01-181-1/+1
* Change copyrights from Nokia to DigiaIikka Eklund2012-09-221-24/+24
* Doc: Fix spelling errorsSergio Ahumada2012-08-171-1/+1
* Disable CPUID checking with GCC 4.2 or olderThiago Macieira2012-08-151-0/+22
* Make the CPU detection much more efficient in user codeThiago Macieira2012-07-021-40/+7
* Fix the confusion caused by the QT_ALWAYS_HAVE_xxx macrosThiago Macieira2012-05-311-1/+1
* Overhaul the qsimd_p.h: rename macros and update conditionalsThiago Macieira2012-05-311-2/+2
* Get rid of ambiguous overload for xgetbv.Jan-Arve Saether2012-05-211-2/+2
* Compile fix: Do not rely on __cpuidex() for msvc2008Jan-Arve Saether2012-05-191-4/+5
* Fix MinGW-w64 compilationJonathan Liu2012-04-301-3/+3
* fix build with mingwKonstantin Ritt2012-04-271-17/+17
* Fix C++11 compilationOlivier Goffart2012-04-261-6/+6
* Add detection code for AVX2, HLE, RTM and AES to qsimd.cppThiago Macieira2012-04-251-16/+35
* Replace the x86 XGETBV instruction with its opcode bytesThiago Macieira2012-04-251-1/+1
* Update the x86 feature-detection code, unifying x86 and x86-64Thiago Macieira2012-04-251-125/+113
* Use the Q_PROCESSOR_* macros in qsimd.cppThiago Macieira2012-04-231-3/+3
* Fixed QSimd WindowsCE buildBjoern Breitmeyer2012-04-191-1/+8
* Add early-clobbers to the output variables in CPUIDThiago Macieira2012-04-101-3/+3
* Fix compilation with MinGW.Marcel Krems2012-04-051-1/+7
* Add missing include on 32-bit buildsJoão Abecasis2012-04-021-3/+1
* Make qsimd.cpp also complain if required features are missingThiago Macieira2012-03-281-2/+58
* Add support for detecting SSE2 and SSE3 on WinCEThiago Macieira2012-03-261-0/+4
* Remove detection for MMX support and related technologyThiago Macieira2012-03-231-37/+5
* Remove the false information that IA-64 supports SSE2Thiago Macieira2012-03-221-6/+0