summaryrefslogtreecommitdiffstats
Commit message (Expand)AuthorAgeFilesLines
* [𝘀𝗽𝗿] initial versionupstream/users/MaskRay/spr/riscv-restore-dw_eh_pe_uleb128-call-site-encoding-for-gcc_except_tableFangrui Song2024-01-072-10/+7
* [ELF] Improve OVERLAY testsFangrui Song2024-01-073-50/+80
* [gn] port 92e243173c09Nico Weber2024-01-071-0/+1
* [GlobalISel][NFC]Delete the comments of XXLegalizerInfo (#76918)Ningning Shi(史宁宁)2024-01-086-6/+0
* Revert "[CMake] Include riscv32-unknown-elf runtimes in Fuchsia toolchain (#7...Petr Hosek2024-01-081-37/+1
* [RISCV][NFC] Move Zawrs/Zacas implementation to RISCVInstrInfoZa.td (#76940)Wang Pengcheng2024-01-083-27/+46
* [PowerPC] Precommit test for lowering llvm.trap on ppc64le. NFC.Kai Luo2024-01-081-0/+10
* [CMake] Include riscv32-unknown-elf runtimes in Fuchsia toolchain (#76849)Petr Hosek2024-01-071-1/+37
* [Sema] Warning for _Float16 passed to format specifier '%f' (#74439)Haocong Lu2024-01-084-7/+18
* [PowerPC] make LR/LR8 CTR/CTR8 aliased (#76926)Chen Zheng2024-01-082-7/+14
* [NFC] Remove trailing whitespace in `llvm/lib/Target/AMDGPU/VOP2Instructions.td`Shilei Tian2024-01-071-1/+1
* [InstrProfiling] No runtime registration for ELF, COFF, Mach-O and XCOFF (#77...Petr Hosek2024-01-073-16/+16
* [ELF,test] Add eh-frame-nonzero-offset-riscv.s for #65966Fangrui Song2024-01-071-0/+53
* [NFC][ObjectSize] Make method publicBill Wendling2024-01-071-17/+11
* [clang] [MinGW] Don't look for a GCC in path if the install base has a proper...Martin Storsjö2024-01-072-2/+51
* [RISCV] Merge machine operand flag MO_PLT into MO_CALL (#77253)Fangrui Song2024-01-0737-283/+267
* [RISCV] Omit "@plt" in assembly output "call foo@plt" (#72467)Fangrui Song2024-01-07205-6584/+6581
* [lld][ELF][X86] Add missing X86_64_TPOFF64 case in switches (#77208)Nicholas Mosier2024-01-072-3/+17
* [libc] Attempt to fix incorrect pathin on Linux buildsJoseph Huber2024-01-071-2/+2
* [libc] Fix GPU tests not running after recent patches (#77248)Joseph Huber2024-01-073-41/+54
* Reapply "[libc++][streams] P1759R6: Native handles and file streams" (#77190)Hristo Hristov2024-01-0725-30/+523
* NFC: Extract switch lowering binary tree splitting code from DAG into SwitchL...Amara Emerson2024-01-074-84/+99
* [PatternMatch] Fix typo in comment (NFC) (#77240)natanelh-mobileye2024-01-071-1/+1
* [OpenMP][Obvious] Fix test failing on BE architecturesJoseph Huber2024-01-071-1/+1
* [libc++][doc] Minor release notes style fixes.Mark de Wever2024-01-071-3/+2
* [NFC][libc++] Formats tuple.Mark de Wever2024-01-071-14/+18
* [VPlan] Manage InBounds via VPRecipeWithIRFlags for VectorPtrRecipe.Florian Hahn2024-01-075-26/+42
* [LV] Add test showing overly aggressive dropping of inbounds.Florian Hahn2024-01-071-0/+50
* [libc++][test] Improves suspurious clang diagnostics. (#77234)Mark de Wever2024-01-072-32/+22
* [mlir][IR] `DominanceInfo`: Add function to query dominator of a range of blo...Matthias Springer2024-01-072-22/+40
* [mlir][Interfaces][NFC] Move region loop detection to `RegionBranchOpInterfac...Matthias Springer2024-01-075-65/+66
* [InstCombine] Relax the one-use constraints for `icmp pred (binop X, Z), (bin...Yingwei Zheng2024-01-072-2/+48
* Revert "[NFC][ObjectSizeOffset] Add template stuff for Visual Studio"Bill Wendling2024-01-071-3/+3
* [NFC][ObjectSizeOffset] Add template stuff for Visual StudioBill Wendling2024-01-071-3/+3
* [MLIR][Presburger] Implement IntegerRelation::mergeAndAlignSymbols (#76736)Bharathi Ramana Joshi2024-01-073-0/+283
* [MLIR][Presburger] Fix ParamPoint to be column-wise instead of row-wise (#77232)Abhinav2718282024-01-072-10/+10
* [MLIR][Presburger] Definitions for basic functions related to cones (#76650)Abhinav2718282024-01-075-0/+199
* [Clang][NFC] Fix trailing whitespace in ReleaseNotes.rstcor3ntin2024-01-071-1/+1
* [AArch64] Fix condition for combining UADDV and Add. (#76809)David Green2024-01-072-2/+70
* [RISCV] Don't attempt PRE if available info is SEW/LMUL ratio only (#77063)Luke Lau2024-01-072-0/+62
* [asan,test] Improve tests to ensure instrumentation even in the presence of S...Fangrui Song2024-01-063-28/+40
* [mlir][spirv] Use assemblyFormat to define atomic op assembly (#76323)Alex Beloi2024-01-0611-517/+192
* Revert "[RISCV] Refactor subreg indices. (#77173)"Craig Topper2024-01-064-26/+20
* [test] Test StackSafetyAnalysis handles MemIntrinsic even in the presence of ...Fangrui Song2024-01-061-0/+18
* [docs] Small spelling fix ("if <...>`than` -> if <...> `then`") (#77215)Mircea Trofin2024-01-061-1/+1
* [mlir][python] add MemRefTypeAttr attr builder (#76371)Maksim Levental2024-01-062-0/+17
* [gn build] Manually port ba3ef331Arthur Eubanks2024-01-062-6/+6
* [mlir][spirv] Support alias/restrict function argument decorations (#76353)Kohei Yamaguchi2024-01-0614-71/+390
* [RISCV] Refactor subreg indices. (#77173)Craig Topper2024-01-064-20/+26
* Revert "[GlobalIsel] Combine select of binops (#76763)"Thorsten Schütt2024-01-064-322/+28