summaryrefslogtreecommitdiffstats
path: root/lib/Basic/Targets.cpp
Commit message (Expand)AuthorAgeFilesLines
* [WebAssembly] Add Emscripten OS definition + small_printfAlon Zakai2019-04-031-0/+4
* Reland the rest of "Add AIX Target Info"Jason Liu2019-03-141-0/+4
* Revert "Add AIX Target Info"Jason Liu2019-03-131-4/+0
* Add AIX Target InfoJason Liu2019-03-131-0/+4
* [WebAssembly] Add a __wasi__ target macroDan Gohman2019-01-241-8/+16
* Update the file headers across all of the LLVM projects in the monorepoChandler Carruth2019-01-191-4/+3
* [WebAssembly] COWS has been renamed to WASI.Dan Gohman2019-01-161-2/+2
* [Nios2] Remove Nios2 backendCraig Topper2019-01-151-4/+0
* [WebAssembly] Support multilibs for wasm32 and add a wasm OS that uses itDan Gohman2019-01-151-6/+8
* Add Hurd target to Clang driver (2/2)Kristina Brooks2018-11-291-0/+2
* [clang][ARC] Add ARCTargetInfoTatyana Krasnukha2018-11-271-0/+4
* Use the container form llvm::sort(C, ...)Fangrui Song2018-09-301-1/+1
* [Fixed Point Arithmetic] Fixed Point Precision Bits and Fixed Point LiteralsLeonard Chan2018-06-201-0/+2
* [TargetInfo] Sort target features before passing them to the backendEli Friedman2018-04-251-0/+3
* [CUDA] Revert defining __CUDA_ARCH__ for amdgcn targetsYaxun Liu2018-04-091-55/+0
* [HIP] define __CUDA_ARCH_=1 for amdgcn targetsYaxun Liu2018-04-061-1/+1
* [CUDA] Add amdgpu sub archsYaxun Liu2018-04-041-0/+55
* Make march/target-cpu print a note with the list of valid values for ARMErich Keane2018-02-081-0/+5
* [RISCV] Create a LinuxTargetInfo when targeting LinuxAlex Bradbury2018-02-031-0/+6
* [RISCV] Add the RISCV target and compiler driverAlex Bradbury2018-01-111-0/+6
* [MINGW] normalize WIN32 macrosMartell Malone2017-11-211-1/+8
* [Atomic][X8664] set max atomic inline width according to the targetWei Mi2017-09-221-0/+1
* [AArch64] Add support for a MinGW AArch64 targetMartin Storsjo2017-08-131-1/+7
* [Targets] Move addCygMingDefines into the arch-independent Targets.cpp (NFC)Martin Storsjo2017-07-311-0/+24
* Remove Bitrig: Clang ChangesErich Keane2017-07-211-8/+0
* Break up Targets.cpp into a header/impl pair per target type[NFCI]Erich Keane2017-07-211-9599/+36
* [Hexagon] Add inline-asm constraint 'a' for modifier register classKrzysztof Parzyszek2017-07-211-0/+3
* [NVPTX] Add lowering of i128 params.Artem Belevich2017-07-201-2/+2
* [X86] Put avx512vpopcntdq in the right spot in the validateCpuSupports string...Craig Topper2017-07-191-1/+1
* Add isValidCPUName and isValidFeature to TargetInfoErich Keane2017-07-191-95/+223
* [COFF, ARM64] Set the data type widths and the data layout stringMandeep Singh Grang2017-07-171-1/+14
* [AArch64] Add support for __builtin_ms_va_list on aarch64Martin Storsjo2017-07-171-1/+5
* [SystemZ] Add support for IBM z14 processor (2/3)Ulrich Weigand2017-07-171-1/+1
* [SystemZ] Add support for IBM z14 processor (1/3)Ulrich Weigand2017-07-171-0/+4
* Enable TLS support on OpenBSD, but default to the emulatated TLS model.Brad Smith2017-07-171-2/+0
* [X86] Add 'movbe' to btver2 CPU.Craig Topper2017-07-141-0/+1
* [AArch64] Add support for handling the +sve target feature.Amara Emerson2017-07-131-4/+11
* [mips] Create the correct profiling symbol on Linux MIPSSimon Atanasyan2017-07-111-0/+4
* CodeGen: Fix address space of global variableYaxun Liu2017-07-081-0/+4
* [X86] Replace 'fallthrough' comments with LLVM_FALLTHROUGH.Craig Topper2017-07-071-6/+6
* This reverts r305820 (ARMv.2-A FP16 vector intrinsics) because it showsSjoerd Meijer2017-07-061-3/+0
* [SystemZ] Simplify handling of ISA revisionsUlrich Weigand2017-07-051-26/+22
* [AMDGPU] Fix size and alignment of size_t and pointer typesYaxun Liu2017-07-051-6/+14
* [AMDGPU] Fix regressions on mesa/clover with libclc due to address spaceYaxun Liu2017-07-041-10/+18
* fix trivial typos; NFCHiroshi Inoue2017-07-011-1/+1
* Changed Opts.EABIVersion type string to llvm::EABI enum classYuka Takahashi2017-07-011-2/+2
* [X86] Add RDRND feature to Goldmont. Add MOVBE to all Atom CPUs.Craig Topper2017-06-301-0/+2
* [X86] Add a break to the last case of a few switches to prevent accidents in ...Craig Topper2017-06-301-0/+4
* [X86] Move all atom CPUs to the same section of the switch and use fallthroug...Craig Topper2017-06-301-3/+6
* ARMV8-A archkind and target defines helper functionsSjoerd Meijer2017-06-301-12/+47
generated by cgit v1.2.3 (git 2.25.1) at 2024-05-06 01:50:55 +0000