diff options
| author | Denis Shienkov <denis.shienkov@gmail.com> | 2020-05-21 16:46:19 +0300 |
|---|---|---|
| committer | Denis Shienkov <denis.shienkov@gmail.com> | 2020-05-25 09:55:29 +0000 |
| commit | 9421d1b1762d963303d07ea9348a2f353836802d (patch) | |
| tree | d84c08c8ea7cbc8a91ddbdacbfa3584ec5c44942 /doc/reference | |
| parent | 771237e13a47b432af07d1f409a2d2ecac42361c (diff) | |
doc: Add mention about new supported Renesas M16C architecture
Change-Id: I454afa13b6b693f5818d207ab06927c9df1a0c01
Reviewed-by: Ivan Komissarov <ABBAPOH@gmail.com>
Reviewed-by: Leena Miettinen <riitta-leena.miettinen@qt.io>
Reviewed-by: Christian Kandeler <christian.kandeler@qt.io>
Diffstat (limited to 'doc/reference')
| -rw-r--r-- | doc/reference/modules/qbs-module.qdoc | 4 |
1 files changed, 4 insertions, 0 deletions
diff --git a/doc/reference/modules/qbs-module.qdoc b/doc/reference/modules/qbs-module.qdoc index 7102f812e..22a887f48 100644 --- a/doc/reference/modules/qbs-module.qdoc +++ b/doc/reference/modules/qbs-module.qdoc @@ -331,6 +331,10 @@ \li 64-bit ISA architecture of the Itanium family processors developed by Intel \row + \li \c{"m16c"} + \li 16-bit CISC microcontrollers featuring high ROM code + efficiency manufactured by Renesas Electronics + \row \li \c{"m32c"} \li 32- and 16-bit CISC microcontrollers featuring high ROM code efficiency manufactured by Renesas Electronics |